

```

graph TD
    A[analog receiver system] --> B[analog to digital converter]
    B --> C[bit reorder]
    C --> D[sampling switch]
    D --> E[Random number storage register]
    E --> F[Linear feedback shift register]
    F --> D
  
```

Fig. 1

